WL600C



2.4 - 2.5GHz RF and IF Circuit

Preliminary Information

The WL600C is a 2.4-2.5GHz RF transmitter and receiver chip for use in digital radio, and operates from a supply voltage of 2.7 - 3.6V. It is designed to work with the Zarlink Semiconductor WL800 frequency synthesiser and the WL102 WLAN controller chip which together make up the DE6038 frequency hopping Wireless Local Area Network (WLAN) transceiver.

The receiver circuit contains a low noise amplifier, image rejecting mixer, IF limiting strip with RSSI and a quadrature demodulator. There is also a power amplifier driver stage and ramp control facility for use in transmit.

Features


- Part of DE6038 chipset (WL800, WL102)
- · High level of integration
- · Low noise figure
- · Low power consumption
- · High data rates with comparator for 2 level FSK
- · Minimal external components
- 48 lead LQFP package

Absolute Maximum Ratings

Supply voltage Vcc	4V
Transmit/Receive and standby input	-0.5 to Vcc +0.5V
Current consumption	TBD
Junction temperature Tj	150°
ESD protection	2KV

Related Documents

Datasheets WL800/102 DE6038






Figure 1 - Pin connections - top view

Pin	Description	Pin	Description
1	QUAD+	25	VCC_RF
2	QUAD-	26	GND_RF
3	GND_IF	27	VCC_LNA
4	DEMOD_OUT+	28	GND_RF
5	DEMOD_OUT-	29	RF_IN
6	RSSI	30	LNA_DEGEN
7	CLAMP_SET	31	LNA_DEGEN
8	CCA_THRESHOLD	32	DRIVE
9	VCC_IFSTRIP	33	VCC_PA
10	DECOUPLE_LOG-	34	GND_RF
11	DECOUPLE_LOG+	35	RAMP_CAP
12	IF_IN+	36	PA_ON
13	IF_IN-	37	STDBYB
14	CCAB	38	TX/RXB
15	GND_IF	39	GND_LO
16	BUFFER_IN+	40	LO_IN
17	BUFFER_IN-	41	VCC_LO
18	VCC_DATA	42	DATA_IN+
19	RXD	43	DATA_IN-
20	RXDB	44	BUFFER_OUT-
21	GND_RF	45	BUFFER_OUT+
22	IF_OUT-	46	CLAMP-
23	IF_OUT+	47	CLAMP+
24	GND_PADDLE	48	GND_PADDLE




Figure 2 - WL600C block diagram

DEVICE PIN OUT

Pin	Ref	Туре	Description
1	QUAD+	I/O	Quadrature demodulator tank circuit connection
2	QUAD -	I/O	Quadrature demodulator tank circuit connection
3	GND_IF	GND	Ground for IF strip circuitry
4	DEMOD_OUT +	OUT	Demodulator output
5	DEMOD_OUT -	OUT	Demodulator output
6	RSSI	OUT	RSSI detector analogue output
7	CLAMP_SET	IN	Sets clamp knee voltage
8	CCA_THRESHOLD	IN	Sets level at which CCA comparator will switch
9	VCC_IFSTRIP	VCC	Power supply for log amp, demod, and internal references
10	DECOUPLE_LOG -	I/O	Decoupling for log amp feedback network, AC couple
11	DECOUPLE_LOG +	I/O	Decoupling for log amp feedback network, AC couple
12	IF_IN +	IN	Log amp input, AC couple
13	IF_IN -	IN	Log amp input, AC couple
14	CCAB	OUT	CCA comparator output: signal = logic high, clear = logic low
15	GND_IF	GND	Ground for IF strip circuitry
16	BUFFER_IN +	IN	x 2 buffer input
17	BUFFER_IN -	IN	x 2 buffer input
18	VCC_DATA	VCC	Power supply for clamp, data comparator and buffer amp
19	RXD	OUT	Data comparator output

Pin	Ref	Туре	Description			
20	RXDB	OUT	Data comparator output			
21	GND_RF	GND	Ground for LNA, mixer, IF summation, and PA driver circuits			
22	IF_OUT-	OUT	Downconverter output, requires external load and RFC			
23	IF_OUT+	OUT	Downconverter output, requires external load and RFC			
24	GND_PADDLE	GND	Ground for substrate and package paddle			
25	VCC_RF	VCC	Power supply for mixer, summation, and PA ramp circuits			
26	GND_RF	GND	Ground for LNA, mixer, IF summation, and PA driver circuits			
27	VCC_LNA	VCC	Power supply for LNA			
28	GND_RF	GND	Ground for LNA, mixer, IF summation, and PA driver circuits			
29	RF_IN	IN	LNA input, AC couple			
30	LNA_DEGEN	I/O	LNA degeneration, connect to ground			
31	LNA_DEGEN	I/O	LNA degeneration, connect to ground			
32	DRIVE	OUT	Power amplifier driver output, requires external load and RFC			
33	VCC_PA	VCC	Power supply for power amplifier driver			
34	GND_RF	GND	Ground for LNA, mixer, IF summation, and PA driver circuits			
35	RAMP_CAP	I/O	PA ramp circuit timing capacitor connection			
36	PA_ON	IN	PA ramp circuit control input:			
			PA on = logic high, PA off = logic low			
37	STDBYB	IN	Power down control input:			
			active= logic high, standby = logic low			
38	TX/RXB	IN	Transmit/Receive control input:			
			transmit = logic high, receive = logic low			
39	GND_LO	GND	Ground for LO buffer, phaseshifter, and standby circuitry			
40	LO_IN	IN	Local oscillator input, AC couple			
41	VCC_LO	VCC	Power supply for LO buffer, phaseshifter, and standby circuitry			
42	DATA_IN+	IN	Data comparator input			
43	DATA_IN-	IN	Data comparator input			
44	BUFFER_OUT-	OUT	x2 buffer output			
45	BUFFER_OUT+	OUT	x2 buffer output			
46	CLAMP -	I/O	Data clamp, knee voltage set by pin 7, AC couple			
47	CLAMP +	I/O	Data clamp, knee voltage set by pin 7, AC couple			
48	GND_PADDLE	GND	Ground for substrate and package paddle			
1		I				

WL600C Preliminary Information

Electrical Characteristics

These characteristics are guaranteed over the following conditions (unless otherwise stated): $T_{AMB} = -20 \,^{\circ}\text{C}$ to + 85 $^{\circ}\text{C}$ V_{CC} = 2.7V to 3.6V,

Characteristic		Value		Unit	Condition
	Min	Тур	Max		
Supply current (transmit)		50		mA	
Supply current (Receive)		60		mA	
Supply current in standby		0.3		mA	
PA DRIVER & RAMP CIRCUIT					
Logic low voltage	0		0.8	V	Ramp down
Logic high voltage	Vcc-0.7		Vcc	V	Ramp up
Logic Input current			10	μΑ	
Ramp capacitor charge Current		250		μΑ	
Ramp capacitor voltage swing		1		V	
Output power	-2		2	dBm	
Output band	2.4		2.5	GHz	
Max to Min power out ratio	20			dB	
RECEIVER LOW NOISE					
AMPLIFIER & MIXERS					
Conversion gain	19	22		dB	Differential into 600Ohms
3rd order intercept point	-10			dBm	
1dB input gain compression	-22			dBm	
Noise figure		7	10	dB	Matched to 500hms
Input impedance 2.4GHz		13+j20		Ohms	
2.45GHz		15+j30			
2.5GHz		20+j50			
Image frequency rejection	25			dB	
Local oscillator input level		-16		dBm	
Local oscillator input impedance		15-j40		Ohms	
IF output impedance		600		Ohms	With external 900Ω resistor
TRANSMIT/RECEIVE INPUT					
Logic low voltage	0		0.8	V	Receive mode
Logic low voltage	Vcc-0.7		Vcc	V V	Transmit mode
	V CC-U.1				Hansilii iii00e
Input current			10	μΑ	

Electrical Characteristics (cont)

These characteristics are guaranteed over the following conditions (unless otherwise stated): $T_{AMB} = -20^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ V_{CC} = 2.7V to 3.6V,

3.5 1200 70 -78 1.9 1.3 6	Max 50 6 0.5 -75 ±3	MHz dB Ohms pF dB dBm ns dB V V kOhms	Set by external 1k8 resistor Input = 0dBm Differential. 150kHz deviation
3.5 1200 70 -78 1.9 1.3 6	6 0.5 -75 ±3	dB Ohms pF dB dBm ns dB V V kOhms	Input = 0dBm Differential. 150kHz deviation
1200 70 -78 1.9 1.3 6	6 0.5 -75 ±3	dB Ohms pF dB dBm ns dB V V kOhms	Input = 0dBm Differential. 150kHz deviation
1200 70 -78 1.9 1.3 6	0.5 -75 ±3	Ohms pF dB dBm ns dB V V kOhms	Input = 0dBm Differential. 150kHz deviation
70 -78 1.9 1.3 6	-75 ±3	pF dB dBm ns dB V V kOhms	Input = 0dBm Differential. 150kHz deviation
-78 1.9 1.3 6	-75 ±3	dB dBm ns dB V V kOhms V L L L L L L L L L L L L L L L L L L	Differential. 150kHz deviation
-78 1.9 1.3 6	±3 0.5 2	dBm ns dB V V kOhms V ν μΑ	Differential. 150kHz deviation
1.9 1.3 6	±3 0.5 2	ns dB V V kOhms	Differential. 150kHz deviation
0.4	0.5	dB V V kOhms V V V μA	Differential. 150kHz deviation
0.4	0.5	dB V V kOhms V V V μA	Differential. 150kHz deviation
0.4	0.5	V V kOhms V V V μA	Differential. 150kHz deviation
0.4	2	V kOhms V V V μA	Differential. 150kHz deviation
0.4	2	kOhms V V V μA	
0.4	2	V V V μΑ	
	2	V V μA	
	2	V V μA	
	2	V V μA	
	2	V μA	
		μΑ	
	1		
		Vp-p	
		Vp-p	
3	1		Quad circuit (2.2μH/40kΩ)
I		MHz	Dependent on Quad circuit
350		μΑ	
Vcc-1.5		V	
	0.350	V	
	2	V	Inversely proportional to knee
			voltage
Vcc-1		V	
100		Ohms	
	5	mV	
	1	μΑ	
15	20	ns	For load capacitiance 0-10pF
400		mV	pk-pk differential
	Vcc-0.7	V	
1	1	V	
	100 15 400	100 5 1 15 20 400	100 Ohms 5 mV 1 μA 15 20 ns 400 wV Vcc-0.7 V

Electrical Characteristics (cont)

These characteristics are guaranteed over the following conditions (unless otherwise stated):

 $T_{AMB} = -20^{\circ}\text{C to} + 85^{\circ}\text{C V}_{CC} = 2.7\text{V to } 3.6\text{V},$

Characteristic		Value		Unit	Condition
	Min	Тур	Max		
BUFFER AMP					
Buffer amplifier gain		2			
Input common mode range	1.2		Vcc-0.5	V	
Output common mode		Vcc-1.5		V	
Max difference between inputs			450	mV	Amp will limit outside this range
Output pull down current		350		μΑ	
STANDBY INPUT					Chip must be in receive mode
					when switching to/from standby
Logic low voltage	0		0.8	V	Circuit powered down
Logic high voltage	Vcc-0.7		Vcc	V	Circuit powered up
Input current		100		μΑ	
Standby to receive time				μs	

Functional Description Receive

The RF input stage of the WL600C receiver is a 2.5GHz low noise amplifier (LNA). The output of the single ended LNA is split and fed into the inputs of two mixers which form an image rejecting down converter. An external oscillator (2.357 \rightarrow 2.457GHz)is fed through an RC phase shift network to provide the required quadrature local oscillator signal.

The mixer outputs are fed through further phase shift networks and are combined to form a differential 43MHz IF signal which is used to drive the 43MHz SAW filter.

The output of the SAW filter is fed into a differential limiting strip which provides the IF gain. The strip has a series of detectors whose output provides an analog voltage indicating receive signal strength (RSSI). Alternatively, for basic applications a comparator connected to the RSSI detectors can be used. When the RSSI signal is greater than a value set by the CCA_THRESHOLD input the clear channel assessment (CCAB) output goes high.

A conventional quadrature demodulator (with external tuned circuit to supply the quadrature drive) provides the analogue data stream which is then AC coupled to a data slice comparator. A clamp circuit is connected between the comparator inputs to provide DC restoration of the AC coupled signal. The comparator output then goes to the data and clock recovery circuits on a CMOS integrated circuit (such as the WL102).

Transmit

The local oscillator signal is also used in transmit at a higher frequency ($2.4 \rightarrow 2.5 \text{GHz}$) and is buffered and amplified on the WL600C. This provides the drive to the transmit power amplifier (also off chip).

A ramp circuit is included to control the drive level to the power amplifier in a controlled manner. This is done at the start and end of a transmit sequence and should be used to prevent the generation of spectral "splash". A single external capacitor controls the rate of increase and decrease of the power drive level.

Control Waveforms





Figure 3 - Transmit control waveforms

Control Logic

Control Line	Logic '0'	Logic '1'
TX/RXB	Receive	Transmit
PA_ON	PA off	PA on
STDBYB	Standby	Active



1 10 .							
	l Dimensions		Altern. D	imensions			
Symbol in r	nillimetres		in in	ches			
) MIN	V MAX		MIN	MAX			
A	- 1.60			0.063			
A1 0.0	5 0.15		0.002	0.006			
A2 1.3	5 1.45		0.053	0.057			
D 9.0	OO BSC		0.354	4 BSC			
D1 7.0	OO BSC		0.276	5 BSC			
E 9.0	OO BSC		0.354	4 BSC			
E1 7.0	OO BSC		0.276	5 BSC			
L 0.4	5 0.75		0.018	0.030			
e 0.5	50 BSC		0.020) BSC			
b 0.1	7 0.27		0.007	0.011			
c 0.0	9 0.20		0.004	0.008			
	Pin	feat	ures				
N	48						
ND	12						
NE	12						
NOTĒ	SC	IA UÇ	RE				


Conforms to JEDEC MS-026 BBC Iss. C

Notes:

- 1. Pin 1 indicator may be a corner chamfer, dot or both.
- 2. Controlling dimensions are in millimeters.
- 3. The top package body size may be smaller than the bottom package body size by a max. of 0.15 mm. 4. Dimension D1 and E1 do not include mould protusion.
- 5. Dimension b does not include dambar protusion.
- 6. Coplanarity, measured at seating plane G, to be 0.08 mm max.

This drawing supersedes 418/ED/51210/017 (Swindon)

© Zarlink	Semiconductor	2002 All right	s reserved.				Package Code Q
ISSUE	1	2	3	4		Previous package codes	Package Outline for 48 lead
ACN	201364	203413	207116	212440	ZARLI SEMICONDU	GP / B	LQFP (7 x 7 x 1.4mm) 2.0mm Footprint
DATE	280ct96	4Nov97	9Jul99	25Mar02		·	
APPRD.							GPD00248



1 10 .							
	l Dimensions		Altern. D	imensions			
Symbol in r	nillimetres		in in	ches			
) MIN	V MAX		MIN	MAX			
A	- 1.60			0.063			
A1 0.0	5 0.15		0.002	0.006			
A2 1.3	5 1.45		0.053	0.057			
D 9.0	OO BSC		0.354	4 BSC			
D1 7.0	OO BSC		0.276	5 BSC			
E 9.0	OO BSC		0.354	4 BSC			
E1 7.0	OO BSC		0.276	5 BSC			
L 0.4	5 0.75		0.018	0.030			
e 0.5	50 BSC		0.020) BSC			
b 0.1	7 0.27		0.007	0.011			
c 0.0	9 0.20		0.004	0.008			
	Pin	feat	ures				
N	48						
ND	12						
NE	12						
NOTĒ	SC	IA UÇ	RE				

Conforms to JEDEC MS-026 BBC Iss. C

Notes:

- 1. Pin 1 indicator may be a corner chamfer, dot or both.
- 2. Controlling dimensions are in millimeters.
- 3. The top package body size may be smaller than the bottom package body size by a max. of 0.15 mm. 4. Dimension D1 and E1 do not include mould protusion.
- 5. Dimension b does not include dambar protusion.
- 6. Coplanarity, measured at seating plane G, to be 0.08 mm max.

This drawing supersedes 418/ED/51210/017 (Swindon)

© Zarlink	Semiconductor	2002 All right	s reserved.				Package Code Q
ISSUE	1	2	3	4		Previous package codes	Package Outline for 48 lead
ACN	201364	203413	207116	212440	ZARLI SEMICONDU	GP / B	LQFP (7 x 7 x 1.4mm) 2.0mm Footprint
DATE	280ct96	4Nov97	9Jul99	25Mar02		·	
APPRD.							GPD00248



For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I^2C components conveys a licence under the Philips I^2C Patent rights to use these components in an I^2C System, provided that the system conforms to the I^2C Standard Specification as defined by Philips.

Zarlink and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright 2002, Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE